

# Field Engineering Handbook

IBM Confidential

System/360 Model 40

# IBM Confidential

Field Engineering Handbook
System/360 Model 40

#### IBM CONFIDENTIAL

This document contains information of a proprietary nature. ALL INFORMATION CONTAINED HEREIN SHALL BE KEPT IN CONFIDENCE. None of this information shall be divulged to persons other than IBM employees authorized by the nature of their duties to receive such information or individuals or organizations who are authorized in writing by the Systems Development Division in accordance with existing policy regarding release of company information.

#### Third Edition

This is a major revision of, and obsoletes, Z22-2852-1.


Address comments concerning the contents of this publication to: IBM Corporation, FE Technical Operations, Dept. 900, South Road, Poughkeepsie, New York 12602


## CONTENTS

DATA FLOW																				6
PHYSICAL I	OCAT	IONS	3																	9
A Gate W	iring S	ide					Ċ		·	·	Ċ	Ċ	•	Ċ	•	Ċ	•	•	•	9
B Gate W	iring S	ide	•	•		•	•		Ċ	:	•		•		•		•	•		9
ALD Loca	tions		•	•	•	•	•	•	•	:				÷.						10
MPX Chai	nnel Al	rn r	, nde		•	•	•	•	•	•	•	•	•	•	:					
ROS GENER	ATED .	ADD	RF	SS	ES	•	•	٠	•	•	•	•	•	•	•	•	•	•		17
POWER SUP	PLIES				,															18
Mid-Pac	Power	Supp	oly	Lo	cat	ior	າຣ													18
HF Power	Supply	v Lo	cat	tion	ıs															20
Mid-Pac	Power-	On	Seo	ue	nce	,														21
HF Power	-On Se	eque	nce													Ċ				
					•	•		•	•	•	•	•	•	•	•	•	•	•	•	
ALU																				23
ALII Worl	. Sheet	•	•	•	•	•	•	•	•	•	:			•	:	•	•	:	•	23
ALU Worl ALU Cont	nol Sir	nolo		.a 1		oti		. •	•	•	:	:		•	•	:		:		
ALU COIL	ror sig	nais	an	ia i	un	CU	ons	5	•	•	•	•	•	•	•	•	•	•	•	24
TOGOTIM																				
LOGOUT . Main Stor		٠.	•	•	•	•	•	•	•	•	•	٠	•	•	•	•	•	•	•	26
Main Stor	age All	.ocat	tior	າຣ	•	٠	٠	•	٠	•	•	٠	•	•	•	•	٠	٠	•	27
STAT FUNC	TIONS	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	33
MAIN STORA	CF																			34
Addressin	a.	•	•	•	•	•	•	•		•		•		٠	:					34
Addressin												•	•							35
X Dimens												•	•							
Y Dimens												•								
Unit Drive	• • •		•	: _	٠	•	•	٠	•	•	•	•	٠		•		•			37
Arrangem Storage A	ent of	Unit	s o	1 8	tor	ag€	9	٠	•	٠	•	•	•	•	•	•	•	•	•	38
Storage A:	rray E	nd B	loa:	rd	D1	•	•	٠	•	•	•	•	•	•	•					
Board A1	Car	d Si	de		•			•			•			•	•					
Board B1	Car	d Si	de																	
Socket Par	nel C1																			42
LOCAL STOR																				
Block Dia	gram																			43
Assignme	nts .																			44
STORAGE PH	ROTEC	Т																		46
Addressin																				46
Address D																				
		_																		
TROS																				48
Addressin	g						Ī	Ċ												
Block Diag												:				:		:		
Sense Cur												•	•	•	•			:		
Tape												•	•	•	:					
										•		•	•	•	•	•	•	:		
Address D	ecode	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	04
ROS CONTRO	L FIE	LDS																		53
SERVICE TE																				
Cycling Or																				
Cycling Al																				
Clearing N																				
Cycling Or	ne Loca	al St	ora	age	Ac	idr	ess	w	ith	Pre	ede	ter	mi	ned	Da	ta				79
Sync Point																				
Hitlita Day	arnom.																			80

## CONTENTS (Cont'd)

DIAGNOSTIC AII	os																			81
Scoping with 0	Chec	k I	Res	ta:	rt															81
IPL Routine																				81
SIO Scoping R	outi	ne			•															81
TROUBLE SHOO	TING	G I	HIN	TS	١.															83
Initiating a 24																				82
Data Service 1																				82
Stop at Beginn																				82
Rewind Tapes																			-	82
Multiple-Entr																			-	82
Oscilloscope l																				83
Scope Notes																				84
CHANNELS																				88
Initial Selection	n																			88
Data Service																				89
Ending Sequen	ces																			90
Reset		•		•		•	•			•	•	•	•	•	•			•	•	91
FORMATS																				92
Multiplex Char																				92
Selector Chan																				94
CHECKS	•																			
Multiplex Char																				97
Selector Cham	nel l	Er	ror	C	hec	kin	g	•	•	•	•	٠	•	٠	٠	•	•	٠	•	97





A	GATE WIRING SIDE D	c	В	A Hinge
1	Local Stor Stor Prot	LSAR Log Out Stor Prot	Main Stor Controls Clock Checking	Mpx Channel
	Not +6 Marginal		Checking	
2	Data Flow 1	Data Flow 0	ROS 2	ROS 1
3	Console Entries	ALU	Interval Timer ALU	ROS Address Comp Stats
ВС	GATE WIRING SIDE	С	В	A
1	1052 (Y1)	1052 (X1)	Sel Chan 2	
2	Sel Chan Common	Sel Chan 1	Sel Chan 2	
3	Sel Chan 1	Sel Chan 1	Sel Chan 2	Direct Control

#### ALD LOCATIONS

## ALU Circuits

Carry	AM201 - AM251
Connect	AM001 - AM071
Decimal Correct	AV202 - AC212
Decimal Fill	AV001 - AV201
Parity Generation	AM431
Right Shift	AM101 - AM151
Sum	AM001 - AM071

## Console Lamps and Switches

Console Check Lamps	PA161 - PA162
Console Display Lamps	PA101 - PA152
Internal CE Panel	PA201 - PA206
Meter	PA091
Push Switches	PA021 - PA051
Rotary Switches	PA041 - PA071
Roller Switches	PA031
Toggle Switches	PA001 - PA021, PA081

Wiring Diagrams PA540 - PA906

Control Circuits

# Clock

Clock	KC001 - KC081
Dump - Undump	KM121
LS R/W	KM001
MS Address Compare	KH101
MS R/W	KM101
Program Interrupt	KM131
ROS Address Compare	KH111

## Error Check Latches

Control Check	KH401
Early Check	KH401
Late Check	KH401
Master Check	KH401
Halt	KH142
Halt State	KH161
System Reset	KH141
Trap	KM001

## Local Storage LT011

#### Registers

A	RA001 - RA171
В	RB031 - RB171
С	RC001 - RC171
D	RD021 - RD171
$\mathbf{E}_{\mathbf{X}}$	RE001
Function	KP001
Н	RH031 - RH071
J	RJ031 - RJ071

## Register (Continued)

LSAR	RL001 - RL471
P	RP001 - RP071
Q	RQ001 - RQ071
R	RR001 - RR071
ROAR	RX001 - RX111
ROBAR	RX201 - RX311
SKEW	AQ011 - AQ041
SP DATA	KU001
SP KEY	KU011
TIMER	KT011

## OS Control Fields

A	RX051 - RX091
В	DR071 - DR072
C	DR111
D	DR131
E	DR171
G	KP021
Н	DS021 - DS081
J	DR275 - DR282
K	AQ001
L	DR321 - DR323
M	DR361 - DR363
N	DR401
P	DR431
Q	DR471
R	DR501
T	AM311

## ROS Conditional Branches

CPU B Condition	DR751
CPU C Condition	DR752
I-O B Condition	FL001
I-O C Condition	FL011

## Staticisers

ASC II	RX112
Enable	RH171
IDQ	AM441
IMA	KU051
IZT	AM441
PMA	KU051
Wait	KH171
YA	RY011 - RY041
YB	RY041 - RY071
YCD	AM321
YCI	AM321
YD	RY111
YE	RY121

## Selector Channel

1401-1410 Compatibility Circuits GB507

## Storage Circuits

Timing	MA011 - MA041
Dec to Bin Translator	MB001 - MB004
Parity Check	MB005
Address Powering	MB011 - MB041
X/Y Decoders	MB051 - MB081
X/Y Terminator Gate	MB091
X Gates and Drivers	MB101 - MB251
Y Gates and Drivers	MB261 - MB411
Strobe Drivers MC011	MC011
Data Bit Powering	MC021
Sense Amplifiers	MC031 - MC084
Z driver	MC091 - MC171
Reference	MC181 - MH020
Timing Charts	MJ000 - MJ010
M7 Storage Controls	MX010
Address to Storage	MX020
Data to Storage	MX030
Data From Storage	MX040
•	
Storage Protect	L4111
1052	
Printer	PF040
Keyboard	PF050
Switches and Lamps	PF070
Timing	PF110
Circuits	PG011 - PG801
1401-1410 Compatibility	
R/W Load Mode Buffer Controls SC1	GB507 - GB509
1401 Compatibility - ROSCAR and ROSAB Bit 12	GD500
SC1 Data Out Translator	GW510
SC1 Data Out Parity Correction	GW511
SC1 Buffer W0 Output to IF	GW512
SC1 Data In Translator	GW513
SC1 Data In Detect Invalid 1410 Characters	GW514
SC1 Bus In Switching 1401-1410 Translators	GW515
SC2 1410 R/W Load Mode Buffer Controls	HB507 - HB508
SC2 1410 Mode Controls	HB509
SC2 Data Out Translator	HW510
SC2 Data Out Parity Correction	HW511
SC2 Data In Translator	HW513
SC2 Data In Detect Invalid Character	HW514
1401 Compatibility Controls ROBAR Bit 12	
Address Translator Control	RX003

#### MPX CHANNEL ALD INDEX

## Channel Control Latches

Halt I-O	FB021
Inhibit Select	FB031
Interrupt Request	FB021
I-O Mode	FJ001
Select	FB031
Unit Unobtainable	FB031

## Channel Error (checks) Latches

Channel Control	FN011
Channel Data	FN011
Interface Control	FN001
Interface Parity	FN011
Interface Tag	FN001

## Channel Interface Lines

Address In	FB001
Address Out	FB011
Bus In	FA001
Bus Out	FA041
Command Out	FB011
Hold Out	FB011
Operational In	FB001
Operational Out	FB021
Request In	FA031
Select In	FB001
Select Out	FB011
Service In	FB001
Service Out	FB011
Status In	FB001
Suppress Out	FB021

# Selector Channel

1401-1410 Compatibility Circuits 1401-1410 Compatibility - Data Out Translator B Gate Clock Circuits B Gate Terminators Channel IMA M Field Controls Memory Address Bus Memory Address Bus Parity Checker Reinterpret Latches and Controls ROSAB	GB507 GW510 GX501 GS506 GA508 GE532 GA501 GA505 GE501 GD501
SC1 A and D Field Controls	GE591
SC1 Address in Latch	GG531
SC1 Address Out	GG513
SC1 B and C Conditions	GE571
SC1 Buffer Data Check	GG543
SC1 Bus In Terminators	GG501
SC1 Bus In to W4 Latch	GG522
SC1 Bus Out Interface Drivers	GG503
SC1 Chaining Boundary and Program check	GF505
SC1 Chaining Check	GG523
SC1 Channel Control Check	GG543
SC1 Channel End	GG521
SC1 Channel Priorities	GB506
SC1 Channel Resets	GE581
SC1 Channel Select	GE581
SC1 Check Latches	GG543
SC1 Command Latches - Read, Write and Read Backward	GF502
SC1 Command Out	GG523
SC1 Count and W Buffer Agree	GB503
SC1 Data Operation Latch	GG523
SC1 Data Service Request	GB505
SC1 FlagsCDA-CMD CHNG-SKIP-SILI	GF501
SC1 Flags YCH3 and YCH1	GF502
SC1 Halt Latch	GG513
SC1 In Tag Latch	GG531
SC1 Inhibit Bus In	GG522
SC1 Inhibit Select Out	GG513
SC1 Interface Control Check	GG543
SC1 Interface Control Line Drivers	GG504
SC1 Interface Free	GG512
SC1 Interface Line Control Terminators	GG502
SC1 Interrupt Request	GF503
SC1 J Field Controls	GE511
SC1 L Field Controls	GE511 GE521
SC1 M Field Decoder for Reinterpret	GE521 GE541
SCI Operational In	GG513
14 S/360 MODEL 40 IBM CONFI	DENTIAL

SC1 Operational Out	GG513
SC1 P Register Entry Bus	GP501
SC1 R Register Entry Bus	GR501
SC1 ROSCAR	GC501
SC1 ROSCAR Address Forcing	GB505
GG1 C Parietas (Channel Manager Adduser Pari	GS501
SC1 S Register (Channel Memory Address Reg) SC1 Select Latches	G5501 GF506
SC1 Select Catches SC1 Select Out and Hold Out	GG511
SC1 P Field Decoder	GE561
SC1 Service In	GG522
SC1 Service Out	GG524
SC1 Start Latch	GG531
SC1 Status In Latch	GG531
SC1 Status Type Decoding	GG532
SC1 Suppress Out	GG512
agt m.p1. a	G G F 0.1
SC1 T Equals 0	GG521
SC1 T Equals W Compare	GB504 GT501
SC1 T Register (Count) SC1 Tag Check	GG543
SC1 Tag Check SC1 Tag Register	GU501
SC1 W Buffer Flag Latches	GF504
SC1 W Buffer Registers	GW501
SC1 W Buffer Registers Full and Empty	GB501
SC1 W Equals 0	GG521
SC1 WLR Latch	GG521
SC2 A and D Field Controls	HE591
SC2 Address In Latch	HG531
SC2 Address Out	HG513
SC2 B and C Conditions	HE571
SC2 Buffer Data Check	HG543
SC2 Bus In Terminators	HG501
SC2 Bus In to W4	HG522
SC2 Bus Out Interface Drivers	HG503
SC2 Chaining Boundary and Program Check	HG505
SC2 Chaining Check	HG523
SC2 Channel Control Check	HG543
SC2 Channel End	HG521
SC2 Channel Priorities	HG506
SC2 Channel Resets	HE581
3C2 Channel Select	HE581
SC2 Check Latches	HG543
SC2 Command Latches - Read, Write and Read Backwa	rd HF502
SC2 Command Out	HG523
SC2 Count and W Buffer Agree	HB503
C2 Data Operation Latch	HG523
SC2 Data Service Request	HB505
SC2 Flags - CDA-CMD CHNG-SKIP-SILI	HF501
SC2 Flags YCH3 and YCH1	HF502
IBM CONFIDENTIAL S/360 MC	DEL 40 15

SC2 Halt Latch	HG513
SC2 In Tag Latch	HG531
SC2 Inhibit Bus In	HG522
SC2 Inhibit Select Out	HG513
SC2 Interface Control Check	HG543
SC2 Interface Control Line Drivers	HG50
SC2 Interface Free	HG512
SC2 Interface Line Control Terminators	HG502
SC2 Interrupt Request	HG503
SC2 J Field Controls	HE511
SC2 L Field Controls	HE521/
SC2 M Field Decoder for Reinterpret	HE541
SC2 Operational In	HG513
SC2 Operational Out	HG513
SC2 P Field Decoder 8-15	HE561
SC2 P Register Entry Bus	HP501
SC2 R Register Entry Bus	HR501
SC2 ROSCAR	HC501
SC2 ROSCAR Address Forcing	HB505
SC2 S Register (Channel Memory Address Reg)	HS501
SC2 Select Latches	HF506
SC2 Select Out and Hold Out	HG511
SC2 Service In	HG522
SC2 Service Out	HG524
SC2 Start Latch	HG531
SC2 Status In Latch	HG531
SC2 Status Type Decoding	HG532
SC2 Suppress Out	HG512
SC2 T Equals 0	HG521
SC2 T Equals W Compare	HB504
SC2 T Register (Count)	HT501
SC2 Tag Check	HG543
SC2 Tag Register	HU501
SC2 W Buffer Flag Latches	HF504
SC2 W Buffer Registers	HW501
SC2 W Buffer Registers Full and Empty	HB501
SC2 W Equals 0	HG521
SC2 Latch WLR	
SC2 Laten WLR	HG521

## ROS GENERATED ADDRESSES

(shown in hex)


- 005 System Reset, Load Button
- 402 Manual Display Button
- 403 Manual Store Button
- 400 Start Button
- \*002 Diagnostic Select Switch Main Storage Validate
- 006 Diagnostic Select Switch Dump/Undump
- \*\*005 Diagnostic Select Switch CPU Check
  009 Diagnostic Select Switch Main Storage Worst Pattern
  - 00A Diagnostic Select Switch Main Storage Addressing
  - 00C Diagnostic Select Switch Local Storage Worst Pattern
  - 00D Diagnostic Select Switch Local Storage Addressing
  - 00F Log-Out Pushbutton
  - 001 Dump
  - 404 TRAP during Read Phase
  - 405 TRAP during Write Phase
- \*Y0, Y2 Stats set by diagnostic select switch and start key \*\*Y0, Y3 Stats set by diagnostic select switch and start key

## Selector Channel:


- 700 1 Byte Data Service
- 704 2 Byte Data Service
- 708 Terminal Status
- 710 Status after Address-In
- 718 Skip Count Equal to 1
- 71C Skip Count Greater than 1

#### Special ROS Tapes:

- 010 All 0's tape
- 020 All 1's tape
- 05A ROS data check




18 S/360 MODEL 50



IBM CONFIDENTIAL

## HF POWER SUPPLY LOCATIONS



#### Mid-Pac Power-On Sequence

Insert wall plug.

#### If CB 1 is made, the following occurs:

Power to 24v supply


Pick KB through EPO switch N/C


Pick K1 if CB 6 is made. Convenience outlets receive power.


Pick K21, K23, K25, K27

Pick K15 through K8 N/O point and power supplies overcurrent N/C points Pick K3, K4, K5, K6, K7 through associated thermal points and K18 N/C

Pick K20 through K3, K4, K5, K6, K7 N/O points







ALU Control Signals and Functions

ALU															Connect Box	Right Shift	YC Stat	YCI or YCD
Con-	Ope	ration				Coi	ntro	ol S	ign	als					Function	Function	Conditions	Stat
trol							_											Conditions
Bits	Abb	Meaning	K	L	M	N	Н	J	S	W	х	Y	V	U	(F)	(G)		
0																	No effect on	
P 0000	OR	P + Q	k	L	м		ļ			l				U	P or Q	Zero Output	Bit 7	Not affected
1						$\vdash$	T	T						1			No effect on	
# 0001	AND	$P \cdot Q$	K	ĺ			1	İ		l	li			U	P and Q	Zero Output	Bit 7	Not affected
2		P - Q													Equivalent		YC OFF gives	Set if NO
0010	DSQ	(Decimal)	K	1	ŀ	N	Н		s			Y	v	U	P Q	Inverse of Q	carry to Bit 7	carry Bit 0
3		P - Q													Equivalent		YC OFF gives	Set if NO
P 0011	SUQ	(Binary)	K		l	N			s			Y	v	U	P Q	Inverse of Q	carry to Bit 7	carry Bit 0
4						Г											No effect on	
0100	P	Pass P	K	L		L				L				U	Pass P	Zero Output	Bit 7	Not affected
5																	No effect on	
P 0101	AND	P·Q	K											U	P and Q	Zero Output	Bit 7	Not affected
6		Q - P													Equivalent		YC OFF gives	Set if NO
P 0110	DSP	(Decimal)	K	1		N	Н		S		X		v		P Q	Q	carry to Bit 7	carry Bit 0
7		Q - P													Equivalent		YC OFF gives	Set if NO
0111	SUP	(Binary)	K		_	N	_		S	_	X	_	V	_	P Q	Q	carry to Bit 7	carry Bit 0
8		i _		l	1					1					_		No effect on	
1000	PNQ	P⋅Q		L											P·Q	Zero Output	Bit 7	Not affected
9										1							No effect on	
P 1001	Q	Pass Q	K		M	_	_	<u> </u>					_		Pass Q	Zero Output	Bit 7	Not affected
10	ļ	Exclusive	1				1								P Q Exclusive	}	No effect on	
P 1010	XOR	OR (P Q)	_	L	M	1	1_	-	-	<b>Ļ</b> _			_	1	OR	Zero Output	Bit 7	Not affected
11	CNID																No effect on	
1011	QNP	₱·Q	<u></u>	<u> </u>	M	L	L	L		L			L	<u></u>	P·Q	Zero Output	Bit 7	Not affected

<sup>\*</sup> Direct function

<sup>#</sup> Gives furtion check

AL	II Cont	rol Sign	als and Fun	otio	ne	(0)	nt	ld)												
	1	TOT DIGI	ars and run	1	1113	100	,,,,,	<u>"</u>								ł				
				K	L	М	N	н	J	S	w	x	Y	V	Ū	+				
				17	-	247		11	9	15	-	A	Ļ	ľ	10	+				
	12		1 bit rt															Q shifted two	YC ON gives	
P	1100	RSH	Shift of								w	x		v	U		Zero Output	positions	right shift	Set if there is
			Q															right	output Bit 1	carry Bit 0
	13		1 bit left												Т	T			YC ON gives	Set if there is
	1101	LSH	shift of Q								-	X		V	U	1	Zero Output	Q	carry to Bit 7	carry Bit 0
	14		P + Q												Г	T	P Q Exclusive		YC ON gives	Set if there
	1110	DAD	(Decimal)		L	М		N	J	1		x		v	U		OR	Q	carry to Bit 7	is carry Bit 0
	15		P + Q								П				Т	Т	P Q Exclusive		YC On gives	Set if there
*P	1111	ADD	(Binary)		L	М					L	Х		V	L	$\perp$	OR	Q	carry to Bit 7	is carry Bit 0

<sup>\*</sup> Direct function # Gives function check

26

MAIN STORA	GE ALL	OCATION	s														
Storage					Byte 0								Byte 1				
Hex	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	1 1
00 80	CO											(	1				1
82	0	0	0	0	0		сх		0	0	0	0	0	Parity Flag CX	Parity Flag C0	Parity Flag C1	
84					30							E	31				2
86					0							0			Pty BO	Pty Flg B1	-
88	Мрх	SC1	SC2	0 1	Channel 0	Interrupts I 0	0	EXI					J				
8A			·	0			<u> </u>					0				Pty Flg	3
8C					40				A1							-	4
8E			0				AX				0			Pty Flg AX	Pty Flg A0	Pty A1 Flg	4
90				1	00								01				5
92					0							0			Pty D0	Pty Flg D1	
94					Р								Q				6
96			0				EX				0			Pty Flg EX	Pty P	Pty Q Flg	
98	F2	F3	F4	X ROS Bit B	0	ROI J 1	BAR 2	3	4	5	6	RO   7	BAR   8	9	10	<u> </u> 11	7
9≜					~_		FP	FO			0			Pty Flg X	Pty 0	Pty 1	*

0 9C	R0 Pty Chk	PSA	ISA	I/O State	 Pty Chk	YCD	Y8	Early Check	Bit O	Bit 1	ALu 2-Wi Bit 2	re Check   Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	
9E				0			ROS Data Chk	ROS			0			Pty X Flg EX	Pty 0 Flg ROAR	Pty 1 Flg 1	**
A0	DI Pty Chk	P Pty Chk	Q Pty Chk	J Dodr Chk	Stat Pty Chk	LS Read Pty Chk	P Dodr Chk	Q Dcdr Chk MSAB	ALU Fun Chk	2 Wire I–P Car	SPLS Data Chk	SQ Sel Chk	D-PCar	Pty Chk	Check	Late Check	9
A2				0				MSAB Pty Chk			0				Pty Flg 0	Pty 1 Flg	***
A4					Н				B Dodr Chk	C Dodr Chk	D Dodr Chk	H Incr Dodr Chk	H Des Dodr Chk	N Dodr Chk	H Load Dodr Chk		10
A6					0						0			1	Pty Flg H	Pty 1 Flg	****
A8	Y0	ΥI	Y2	Y3	SQ 0	SQ1	SQ2	SQ3	Y4	Y5	Y6	Y7	0	0	0	YCI	11
AA					0								)			Pty Y Flg	
AC		Instru	uction Buf	fer LS Lo	oc <b>4</b> 3				SPLS Data Key							12	
AE					0				0 Pty 0 Ft								12
во					50				S1								1 13
B2			0				SX				0			Pty Flg SX	Pty Flg S0	Pty S1 Flg	1
B4					го							1	1				1 14
B6					0						(	)			Pty Flg T0	Pty Flg	1
В8					50							S	51	10.			2 15
BA			0				SX					)		Pty Flg SX	Pty S0	Pty S1 Flg	2

Main Storage	Byte O		Byte 1	
Hex	0 1 2 3 4	5 6 7	0 1 2 3 4 5	6 7
00 BC	ŤO	1	Ť1	2 16
BE	0		0	Pty TO Pty T1 2
C0		Dump Area from LS	Location 25 (Work Area: Sel Chan 1)	1
C2	0	Ext Dump Area	0 Pty X	Pty 0 Pty 1 1 17
C4	0	Sub Chan Flags	Unit No.	1 18
C6	0		0 Pty K	Pty 0 Pty 1 18
C8		Backup Refill Address	on Write	1 1
CA	0	Ext Backup Add	0 Pty X	Pty 0 Pty 1 1 19
СС		Refill CCW Ac	dress	1 20
CE	0	Ext CCW Add	0 Pty X	Pty 0 Pty 1 1 20 Flg 1
D0		Dump Area from LS Locati	on 21 (D Reg: Sel Chan 1)	1 21
D2	0	Ext Dump Area	0 Pty X	Pty 0 Pty 1 1 21 Flg 1
D4		Dump Area from LS Loc	ation 20 (A Reg: Sel Chan 1)	1 22
D6	0	Ext Dump Area	0 Pty X	Pty 0 Pty 1 1 22

D8	Dump Area from LS Location 35 (Work Area: Sel Chan 2)									2 23							
DA		0			Ext Dum	p Area		0						Pty Flg 0	Pty Flg 1	2 23	
DC				0			Sub Chan Flags	1	0   Pty   Pty   Pty   Flg   0   Pt   Flg   0   Flg   0   Flg   0   Pty   Pty   Pty   0   Pty   Pty   Pty   Pty   0   Pty   Pty   Pty   0   Pty   Pty								2 24
DE					0						0			Pty Flg X	Pty Flg 0	Pty Flg 1	2 4
EO						Back	up Refill	Address or	Write								2 0.5
E2	0					Ext C	ump Are	a	0						Pty 0 Flg	Pty 1 Flg 1	25
E4	Refill CCW A										0						2 26
E6	0					Ext Dump Area			0					Pty Flg X	Pty Flg 0	Pty 1 Flg 1	2 20
E8	Dump Area from LS Location 31 (D Reg: Sel Chan 2)												2 27				
EA	0					Ext Dump Area			0 Pty X Pty Fig 0							Pty Flg 1	2
EC						Dump	Area fro	om LS Loca	ition 30 (	A Reg: S	Sel Chan :	2)					2 28
EE		0					Ext Dump Area			0						Pty Flg 1	2
F0	CDA	СС	SILI	Channel I Skip	Flags Ch Y3	Ch Y1   Write   Rd Back			0	Chain 1	4	Buff 0	er Count	=	29		
F2	0								0 ,							-1	71
F4	Channel Flags								Chaining Boundary Flags Buffer Count								2 30
F6	0									0 †							2

**∀** 01 ⊤

Main Storage					Byte O								Byte 1				
Hex	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	
F8	Sel Out	Sel In	Adr Out	Adr In	Com Out	Sta In	Ser Out	Ser In	Op Out	Op In	Sup Out	Req In	Sel	Inh Sel	Unit Unobt	Halt I/O	Мрх
FA	0									0				Мрх			
FC	Sel Out	Sel In	Adr Out	Adr In	Com Out	Sta In	Ser Out	Ser In	Op Out	Op In	Sup Out	Req In	Sel	Inh Sel	Unit Unobt	Halt I/O	1 32
FE					0						0				ŧ		1 32
00	Sel Out	Sel In	Adr Out	Adr In	Com Out	Sta In	Ser Out	Ser In	Op Out	Op In	Sup Out	Req In	Sel	Inh Sel	Unit Unobt	Halt I/O	2 33
02					0				0 `						†		2 33
04	W0								W1 1								1 34
06	0								0 Pty WO Ftg						Pty W1 Flg	1	
08				٧	/2				0 Channel Sp Key							1 05	
0A	0								0 Pty W2 Pty SP Flg							35 1	
0C	W3								W4 1								1
0E	0								0 Pty W3 FIg W4							Pty W4	36
10	W0								W1								2 37
12	0								0 Pty wo Ftg W1						2 3/		

01	14	W2	0 Channel Sp I						ey	2			
	16	0			0					<u>·</u> _	Pty W2	Pty SP Flg	38 2
	18	W3				٧	/4				2		
	1A	0					0			Pty Flg W3	Pty W4 Flg	39 2	
	1C	IF         IF         0         I/O         Chan         Chan           Pty         Tag         Mode         Data         Ctrl	IF Ctrl	0	0	1 1	, 2	ı 3	Register 4	l 5	. 6	1 7	Мрх
	1E	0	DP1	0			0			Pty Flg X	Pty 0 Flg	Pty 1 Flg	Мрх
	20	Channel Status PCI WLR   Prg   Prot   CDK   CCK	ICC	Chain	Rein Late	Chan Sel Late	T0 Pty Chk	T1 Pty Chk	W0 Pty Chk	Bus In Chk	CČW Flgs Chk	IF Tag	1
	22	0		0						-	1 41		
	24	Channel Status PCI   WLR   Prg   Prot   CDK   CCK	ICC	Chain	Rein Late	Chan Sel Late	T0 Pty Chk	T1 Pty Chk	W0 Pty Chk	Bus In Chk	CCW Flgs Chk	IF Tag Chk	
	26	0			0							ŧ	2 42
	28	Mpx Interrupt Codes  CCK Log   UF	End	PCI	Bus In Unit No.								40
	2A	0		•	0 Pty X					Pty Flg X	Pty 0	Pty 1 Flg 1	43
	2C	CPU N	Apx Dum	np Area fro	m LS Loc	cation 4F							
	2E	0	E× ROS	Pty Pty Pty Pty					Pty 1	44			
	30	WLR   Prg Ck   Prot Ck   CDK   CCK	Mpx							I i i j i j i j i j i j i j i j i j i j			
<b>\</b>	32	0	O Pty O					Pty 1 Flg	45				

Main Storage Hex	0	T 1	2	3	Byte 0	5	1 6	7	0	1 1	2	3	Byte 1	T 5	1 6	T 7	
01 34		<del></del>							px UCW	<u> </u>			<u> </u>			<u> </u>	$\vdash$
1								Nex	t CCW Ad	dress							46
36					0						O				Pty 0	Pty 1 Flg	1
38								M	px UCW								
55	CDA	CDA   CCW   SILI   Skip   PCI   Op Code						Ct Zero End Expanded Data Address						47			
3A	0							0 Pty 0 Pty 1 Fig 0 Fig 1						1 "			
3C	Mpx UCW																
	Data Address									48							
3E					0						0				Pty Flg 0	Pty 1 Flg 1	
40	Mpx UCW																
									ount								49
42					0						0				Pty 0 Flg	Pty 1 Flg	

#### Nomenclature:

Mpx Multiplex Channel

Selector Channel 1

Selector Channel 2


Parity is not generated for these transfers


Parity flags indicate parity status of associated byte. If the flag is set, then the byte had incorrect parity.


## STAT FUNCTIONS

***	Y0 Y1	Allow MAT on PMA Use Multiplex Storage
ΥA	<b>Y</b> 2	
		Condition Code or Selected Channel (CPU or I/O State)
	Y3	
	Y4	
	<b>Y</b> 5	General Purpose
YB		
	Y6	
	Y7	
YD	Y8ID	Inhibit Dump
	ү9МІ	Maskable Interrupt
	Y12ERR	Stop on Error
YE	Y14IZT/IDQ	Integrated Zero Test or Invalid Decimal Digit on Q Bus
	Y15 LOAD	IPL in Progress


#### MAIN STORAGE ADDRESSING







### ARRANGEMENT OF UNITS OF STORAGE



### Dimensions are approximate

Cables are color coded as follows:

blue

white sense-inhibit lines


black


gray - 8 wires to terminator gates

black and brown - gate decode lines

black and orange - read-write drivers

purple - bump circuits





-	12			6 7 8 9 10 11 12 37 28 28 39 39 39 39 39 39 39 39 39 39 39 39 39	omic Gra	₹ ×/ <sub>0</sub> ∞		2 12 12 12 12 12 12 12 12 12 12 12 12 12	Group 5	4 9 5% 8	Grown 3	* * '2		
---	----	--	--	---	----------	---------------------	--	--	---------	----------	---------	--------	--	--


TB1 Voltage

Terminal Board

∞ _	7	٥	(J)	4	ω	2	 _
							>
	Fine Stroke Dly 6167						В
	Dly & Drivers 4906		Sense Pre-Am D' 14-17	ps & Z Drivers 4927	Sense Pre-Amps of C' 14-17	&Z Drivers 4927	0
	Dly-Term 4913		Sense Pre-Am B' 14-17	ps & Z Drivers 4927	Sense Pre-Amps of A' 14-17	& Z Drivers 4927	ŀ
	Dly-Term 4913		Final-Amps & 9-17	S.E.F. 4920	Sense Pre-Amps C' 10-13	& Z Drivers 4927	_
	Dly & Drivers 4906		Sense Pre-Am D' 10-13	ps & Z Drivers 4927	Sense Pre-Amps of A' 10-13	& Z Drivers 4927	-
	Dly-Term 4913		Sense Pre-Am B' 10-13	ps & Z Drivers 4927	Sense Pre-Amps of C 1 06-09	& Z Drivers 4927	<u>ရ</u>
	Timing 1 4911		Sense Pre-Am D' 06-09	ps & Z Drivers 4927	Sense Pre-Amps	& Z Drivers 4927	I
	Timing 11 4910		Sense Pre-Am B' 06-09	ps & Z Drivers 4927		.E.F. 4920	ے
			Sense Pre-Am D' 02-05	ps & Z Drivers 4927	Sense Pre-Amps & C' 02-05	Z Drivers 4927	_
			Sense Pre-Am B' 02-05	ps & Z Drivers 4927	Sense Pre-Amps A' 02-05	& Z Drivers 4927	-
ŀ			Sense Pre-Am D 16-17, D'		Sense Pre-Amps . C 16-17, C' 00-		3
	-		Crosso				z

_ ∞	7	6	Մո	4	ω		_	_ B(
	<del></del>		— Crossover C	onnections —				BOARD BI
	Z Timing & Z (	lamp 4926	Sense Pre-Amp B 16-17, B' 00		Sense Pre-Amps A 16-17, A' 00-			B1
			Sense Pre-Amp D 12-15	s & Z Drivers 4927	Final Amplifiers 9–17	& S.E.F. 4920		CAR.
	Z Timing & Z (	lamp 4926	Sense Pre-Amp B 12-15	s & Z Drivers 4927	Sense Pre-Amps C 12-15	& Z Drivers 4927	<u>                                   </u>	CARD SIDE
T6-B	Data-In Poweri 00-17	ng 4900	Sense Pre-Amp D 8-11	s & Z Drivers 4927	Sense Pre-Amps A 12-15	& Z Drivers 4927		m (F)
β.	Data-Out Powe 00–17	ring 4915	Sense Pre-Amp B 8-11	s & Z Drivers 4927	Sense Pre-Amps C 8-11	& Z Drivers 4927		П
			Sense Pre-Amp D 4-7	s & Z Drivers 4927	Sense Pre-Amps A 8-11	& Z Drivers 4927		ရ
	Drivers	4904	Sense Pre-Amp B 4-7	s & Z Drivers 4927	Sense Pre-Amps C 4-7	& Z Drivers 4927		Ξ
l-Β	Address Bit Pow	ering 4909	Final-Amplifie 0–8	rs & S.E.F. 4920	Sense Pre-Amps A 4-7	& Z Drivers 4927		_
	Address Bit Pow	ering 4909	Sense Pre-Amp D 0-3	s & Z Drivers 4927	Sense Pre-Amps C 0-3	& Z Drivers 4927		~
	Multiplex Store	4914	Sense Pre-Amp B 0-3	s & Z Drivers 4927	Sense Pre-Amps A 0-3	& Z Drivers 4927		_
18-B	Y Gate Decode	rs 4905	X Gate Decod	ers 4905	Terminator Gate	s & Z Clamp 4912		3
	Drivers	4904	Drivers	4904	Drivers	4904		z

SOCKET PA	NEL CI							
	Array Nu	ımber 2			To Array I	Number 1		
A	В	С	D	E	F	G	Н	_
Z/S Seg D' Bits 12-17	Z/S Seg B' Bits 12-17	Z/S Seg B' Bits 06-11	Z/S Seg B' Bits 00-05	Z/S Seg A Bits 00-05	Z/S Seg A Bits 06-11	Z/S Seg A Bits 12-17	Z/S Seg C Bits 12-17	
(16)	(19)	(18)	(17)	(1)	(2)	(3)	(6)	
Z/S Seg D' Bits 06-11	Z/S Seg D' Bits 00-05	Spare	Gate Decode X 00-11	Gate Decode X 112-15 Y 12-15	Gate Decode Y 00-11	Z/S Seg C Bits 00-05	Z/S Seg C Bits 06-11	
(15)	(14)		(7)	(8)	(9)	(4)	(5)	1
X/Y R-W Gate Term to Gates Mpx Store	R-W Drivers X 08-13	R-W Drivers X 14-15 Y 14-15	R-W Drivers Y 08-13	R-W Drivers Y 00-05	R-W Drivers X 06-07 Y 06-07	R-W Drivers X 00-05	X/Y R-W Gate Term to Gates Mpx Store	
(10)	(13)	(12)	(11)	(11)	(12)	(13)	(10)	1
Z/S Seg C' Bits 06-11	Z/S Seg C' Bits 00-05	Gate Decode Y 00-11	Gate Decode X 12-15 Y 12-15	Gate Decode X 00-11	Spare	Z/S Seg D Bits 00-05	Z/S Seg D Bits 06-11	
(5)	(4)	(9)	(8)	(7)		(14)	(15)	
Z/S Seg C' Bits 12-17	Z/S Seg A' Bits 12-17	Z/S Seg A' Bits 06-11	Z/S Seg A' Bits 00-05		Z/S Seg B Bits 06-11	Z/S Seg B Bits 12-17	Z/S Seg D Bits 12-17	(
(6)	(3)	(2)	(1)	(17)	(18)	(19)	(16)	
Card Side (	) = numbe	r on cable	connector					4





### LOCAL STORAGE ASSIGNMENTS

Hex	Dec		Hex	Dec	ν
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E	00 01 02 03 04 05 06 07 08 09 10 11 12 13 14	Work Area Work And Logout Area	40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E	64 64 66 67 68 69 70 71 72 73 74 75 76 77 78 79	Work Area Undefined Insn Buffer Sys Mask, Stor Prot Prog Mask, ICO-7 IC 8-23 Start I/O Switch
10 1F	16	Decoded To Above Locations	50 5F	80	Decoded To Above Locations
20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E	32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47	Selector Channel 1  UCW (See Page 96)  Mpx Working Space (See Page 93) Interrupt Buffer  Unassigned	60 61 62 63 64 65 66 67 68 69 6A 6B 6C 6D 6E	96 97 98 99 100 101 102 103 104 105 106 107 108 109 110	Unassigned
30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F	48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63	Selector Channel 2 UCW	70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7D 7E 7F	112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127	Unassigned


Hex	Dec		Hex	Dec	
80 81 82 83 84 85 86 87	128 129 130 131 132 133 134 135	Decoded To	C0 C1 C2 C3 C4 C5 C6 C7	192 193 194 195 196 197 198 199	Floating Point Register 0 Floating Point Register 2
87 88 89 8A 8B 8C 8D 8E 8F	136 137 138 139 140 141 142 143	Io Right Block	C9 CA CB CC CD CE CF	200 201 202 203 204 205 206 207	Floating Point Register 4 Floating Point Register 6
90 9F	144 159	Decoded Above	DO DF	208	Decoded To Above Locations
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD	160 161 162 163 164 165 166 167 168 169 170 171 172 173 174	Decoded To Right Block →	E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE	224 225 226 227 228 229 230 231 232 233 234 235 236 237 238	0 1 2 3 Fxp Regs 4 5 6
BO B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF	176 177 178 179 180 181 182 183 184 185 186 187 188 189 190	Decoded To Right Block	F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE	240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255	Fxp 10


### STORAGE PROTECT ADDRESSING








Used only on 256K storage















TROS-Word Tape in Upper Half of Module (64-127)

#### TROS Address Decode



Stagger = Tape number Remainder of 0 = A1 = BClass 2 = C All FOSSL micro-orders are listed with signal name and ALD sheet number in the CE ROS Field Charts, classified by Field. To avoid searching through the complete list for an unfamiliar micro-order and hardware reference a linking diagram is given below.

The link box corresponds line for line with CAS boxes but indicates the ROS field producing each CAS statement and in most cases the order in which they appear.

Thus if an arithmetic function is suspected, the link box in the corresponding line shows G in the arithmetic function position permitting immediate reference to CG field in the ROS Control Field Chart which gives an ALD sheet, signal name, conditions and other hardware references.

## Location of ROS Fields Causing CAS Statements

This Address	— 005 <sub>1</sub>	This Address
Emit (3 Formats) E CE, CN, CK	СТ	Carry
Arithmetic A CP,CG,CQ(CK)—	→CM	•
LSAR L CH	i	
Data Transfer D CJ CL		
Control C or S CR	R BD	
Next ROS Address R CB	cc	Condition

Symbols inside the box are ROS fields.

¥i÷ Forty Standard (FOSSL) Symbolic Language

ROS CONTROL

FIELDS

use

CA Field

ROS Bits 0-3

Part of Next ROS Word Address Under CB and CD Field Control (ROS Address is Shown Under CD Field) Sense Latches EB181 A-Field Entry RX051

Edge Char	Micro- Order	Bits	Dec. Order	Function	ALD
Not ap	plicable	XXXX	-	CA ROAR PSN 5-2 when CB = 0-13 AND CD = Not 2	RX091 RX011
				CA ROAR PSN 9-6 when CB = 0-13 AND CD = 2, or CB = 15 CA not used when CB = 14	- -

ROS Bits 4-7

Forms PSN1 of Next ROS Address by Testing Specified Conditions With CD = 0 or 2 in CPU or I-O State. (ROS Address is Shown Under CD Field). Issue Special Controls when CD = 1 or 3

CPU State, CD Field = 0 or 2

Edge Char.	Micro- Order	Bits	Dec. Order	Function - Branch Condition		ALD
R	0	0000	CBO	No Output (ROAR PSN1 is Reset to 0)	DR751	
R	1	0001	CB1	Set PSN1 of ROAR to 1	DR751	
R	YCD	0010	CB2	Direct Carry	RX 111	
R	L2 ≠ 0	0011	CB3	LSAR PSN6 or 7 non zero (Test at T2 Del. same cycle)	DR751	
R	ALÚ ≠ 0	0100	CB4	ALU output non zero (Test at T2 Del, same cycle)	RX 111	
R	Υ0	0101	CB5	Storage Protect Primer Stat = 1	DR751	
R	Y2	0110	CB6	Condition Register PSN0 = 1	DR751	
R	Y4	0111	CB7	General-Purpose Stat Y4 = 1 (Not REINT or ROSCAR in control)	DR751	
R	YCH3			(REINT or ROSCAR in control) channel general stat YCH3	GE571	HE 571
R	Y6	1000	CB8	General-Purpose Stat Y6 = 1 (Not REINT or ROSCAR in control)	DR751	
R	SI (7)			(REINT or ROSCAR in control) Bit 7 of S-Register	GE571	HE 571
R	FXPTO	1001	CB9	Fixed Point Overflow (Test at T2 Del. same cycle)	RX111	
R	ALU7	1010	CB10	ALU output PSN7 = 1 (Test at T2 Del. same cycle)	DR751	
R	IZT	1011	CB11	Integrating Zero Test	DR751	
R	CBY			(REINT or ROSCAR in control) chaining boundary in buffer (output ops)	GE571	HE 571
R	IDQ	1100	CB12	Invalid Decimal digit on ALU entry Q	DR751	
R	ASCII	1101	CB13	ASCII Stat	DR751	
R	Minus	1110	CB14	Q Bus PSN4-7 = 11 or 13	DR751	
R	FNB	1111	CB15	Special Control for function branch (see CD Field)	RX 011	

# CB Field

## I-O State, CD Field = 0 or 2

Edge	Micro-		Dec.		
Char.	Order	Bits	Order	Function - Branch Condition	ALD
R	0	0000	СВО	No Output (ROAR PSN1 is Reset to 0)	DR571
R	1	0001	CB1	Set PSN1 of ROAR to 1	DR571
R	YCD	0010	CB2	Direct Carry	RX 111
R	ADR-I	0011	CB3	Address In Latch Gated by Y2, Y3	FL001
R	ALU ≠ 0	0100	CB4	ALU output non zero (Test at T2 Del. same cycle)	RX 111
	•	0101	CB5	Not Used (CPU only)	
R	Halt	0110	CB6	Manual Stop Latch	FL001
R	Y4	0111	CB7	(Not REINT or ROSCAR in control) Gen. Stat Y4 = 1	DR571
R	YC113			(REINT or ROSCAR in control) Channel Gen, Stat Y3 = 1	GE571 HE571
R	Y6	1000	CB8	(Not REINT or ROSCAR in control) Gen. Stat Y6 = 1	DR751
R	SI (7)			(REINT or ROSCAR in control) LS bit of S register	GE571 HE571
R	Load	1001	CB9	Load button (console)	FL001
R	ALU7	1010	CB10	ALU output bit 7 (Test at T2 Del. same cycle)	DR751
R	SVC-1	1011	CB11	(Not REINT or ROSCAR in control) Service In AND NOT Command Out or Service Out)	FL001
R	CBY			(REINT or ROSCAR in control) chaining boundary in buffer (output ops)	GE571 HE571
R	soΩco	1100	CB12	Service Out or Command Out	FL001
		1101	CB13	Not Used (CPU only)	
		1110	CB14	Not Used (CPU only)	
R	FNB	1111	CB15	Special Control for Function Branch	RX011

CB Field

CD = 1

Edge	Micro-		Dec.				
Char.	Order	Bits	Order	Function – Branch Condition		ALD	
					MPX	SC1	SC2
R	ADR-0	0000	CB0	Set Address Out	FB001	GG511	HG511
R	CMD-0	0001	CB1	Set Command Out	FB001	GG523	HG 523
R	SVC-0	0010	CB2	Set Service Out	FB011	GG524	HG 524
R	Sel	0011	CB3	Set Select Logic to stop interface sequence	FBQ31	GG511	
R	ISO	0100	CB4	Inhibit Select Out	FB031	GG512	HG512
R	I <del></del> IR	0101	CB5	Set Interrupt Request	FB021	GF503	HF503
R	0-►IR	0110	CB6	Reset Interrupt Request	FB021	GF503	HF503
R	CL-CH	0111	CB7	Clear channel	FK051	GE 571	HE 571
R	70P-0	1000	CB8	Reset Operational Out	FB021	GG513	HG513
R		1001	CB9	Unused	l -	_	
R	ICC	1010	CB10	Set Interface Control Check; Force Error Stat Y12 and force Log-Out	KC081	GG543	HG54
R	REINT	1011	CB11	Reinterpret conditions as shown in CB, CC, CL and CM fields. Remains effective until Restore (Rest) is called		GE 571	HE 571
R	Dump	1100	CB12	Turn on Dump Control when stat Y10 = 1	FJ021	-	_
R	ню	1101	CB13	Halt device on interface	FB021	GG531	HG53
		1110	CB14	Unused	-	_	-
R	FNB	1111	CB15	Special control for Function Branch	RX011	RX011	RX011

## CB Field

## CD = 3, CPU and MPX and SC

Edge	Micro-		Dec.				
Char.	Order	Bits	Order	Function - Special Controls	ALD		
_					CPU/MPX	SC1	SC2
R	STAN	0000	CB0	SC Channel Analyse Status, Force 4-way branch on result	<del></del>	GE 591	HE 591
R	DC-IN	0001	CB1	Timing Line In for Direct Data Accept	JA114		
R	Log	0010	CB2	Start Log-Out	KC081		
R	SSM	0011	CB3	Set External Mask with ALU bit 7 with bit 1 for Channel 1 and bit 2 for Channel 2	KM131	GE591	HE 591
R	SWEA	0100	CB4	Set ASCII, Wait and Enable with ALU bits 4, 5 and 6	KH171		
R	STPC1	0101	CB5	Stop T Clock	KC081		
R	Manual	0110	CB6	Define Normal Stop Loop	KH161		
R	0 SL0	0111	CB7	Reset Select Out gated by Y2, Y3		GG511	HG511
R	Edit	1000	CB8	If Q bus = 001000XY set next ROS address bit 1 and 0 to XY	RX112		
				If Q bus = 001000XY set next ROS address bit 1 and 0 to 11	RX 112		
R	SMSC	1001	CB9	Set 1401 Emulator Selector Channel Latch (Y2, Y3 gated)	RX 003		1
R	DAT	1010	CB10	Enable/Disable Dec. Address Translator (1401 Emulator)	RX 003		ĺ
R		1011	CBII	Unused	_		l
R		1100	CB12	Unused	_		
R	SUP-O	1101	CB13	Set Suppress Out gated by Y2, Y3		GG512	HG512
R	Undump	1110	CB14	Restore ROAR for next cycle	RX011		
R	FNB	1111	CB15	Function Branch	RX011		

The B condition is set to zero whenever CB = 0 - 14 and CD = 1 or 3 (EXCEPT UNDUMP)

CC Field		ROS Bits 8-11			Sense Latches Decoder Decoder Check	EB201 DR111 DS011	
Edge	Micro-		Dec.	Function - Condition ANDed with CPU/I-O			
Char.	Order	Bits	Order	States to form ROS next Address bit 0		ALD	
R	0	0000	CC0	No output (ROAR PSNO is reset to zero			
R	1	0001	CC1	Set PSN0 of ROAR to 1	DR7	'52	
R	YCD	0010	CC2	Direct Carry	DR7	'52	
R	L4 ≠	0011	CC3	LSAR PSN4, 5, 6 or 7 non zero (Test at T2 Del. same cycl	le) DR7	52	
R	ALU ≠ 0	0100	CC4	ALU output non zero (Test at T2 Del. same cycle)	RX 1	13	
R	Y1	0101	CC5	MPX Store Address Stat Y1 = 1	DR7	'52	
R	Y3	0110	CC6	Condition register PSN 1 = 1	DR7	52	
R	Y5	0111	CC7	General-Purpose stat Y5 = 1	DR7	<b>'52</b>	
R	YCH1			(Reinterpret or ROSCAR in control)	GE:	571 HE 571	
				General-Purpose Channel Stat YCH1			
R	Y7	1000	CC8	General - Purpose Stat Y7 = 1	DR7	'52	
R	CH = WR			(Reinterpret or ROSCAR in control)	GE.	571 HE571	
R	ALU6	1001	CC9	Channel Command Write Channel Read/Write Stat = 1 ALU output PSN6 = 1 (Test at T2 Del. same cycle)	RX	11	
R	ALU0	1010	CC10	ALU output PSN0 = 1 (Test at T2 Del. same cycle)	RX		
R	CDA	1010	CCIO	(Reinterpret or ROSCAR in control)		571 HE <i>5</i> 71	
	CDA			Data Chaining Indicator	01.	37 1 11237 1	
R	Q0 ≠	1011	CCII	Q bus PSN0-3 non zero (Test at T2 Del, same cycle)	DR	752	
R	PRII	1100	CC12	Program Interrupt	DR		
R	YCI	1101	CC13	Indirect Carry	RX		
R	SAT	1110	CC14	Invalid Storage (Memory) Address (IMA) or Protected Stora (Memory) violation (PMA, YM)			
R	QPTY	1111	CC15	Test Q bus for bad parity (Test at T2 Del, same cycle)	DRZ	752	

#### CC Field I-O State

Edge	Micro-		Dec.	Function - Condition ANDed with CPU/I-O			
Char.	Order	Bits	Order	States to form ROS Next Address Bit 0		ALD	
	•	0000	660	NI (DOAD PCNIO)	MPX	SC1	SC2
R	0	0000	CC0	No output (ROAR PSNO is reset to zero			
R	1	0001	CC1	Set PSN0 of ROAR to 1		DR752	DR752
R	YCD	0010	CC2	Direct Carry		DR752	DR752
R	IR	0011	CC3	Test Interrupt Request Latch (gated by Y2, Y3)	FL011	GE571	GE 57
R	ALU ≠ 0	0100	CC4	ALU output non zero (Test at T2 Del. same cycle)	RX113	RX 113	RX113
R	DU/IF	0101	CC5	Unit Unobtainable or I–F Free (Gated by Y2, Y3)	FL011	GE 571	HE 571
R	MSC	0110	CC6	Is 1401 Emulator Latch = 1			
R	Y5	0111	CC7	General-Purpose Stat Y5 = 1 (Not REINT or ROSCAR in control)	DR572		1
R	YCH1			Selector Channel General-Purpose Stat Y1 (REINT called or		GE 571	HE 571
				ROSCAR in control)			
R	Y7	1000	CC8	General-Purpose Stat Y7 = 1 (Not REINT or ROSCAR in control)	DR752		
R	CH = WR			Selector Channel Read-Write Stat; Write = 1 (REINT called or		GE 571	HE 571
				ROSCAR in control)		020, .	1
R	HLD ≠ 1	1001	CC9	Set Direct Control Accept Register on absence of Hold line	FL011		
R	CDA	1010	CC10	Selector Channel Data Chaining Indicator (CDA Flag and cnt.		GE 571	HE 571
				= 0 and not Chaining Boundary)			
R	STA-I	1011	CC11	Status In gated by Y2, Y3	FL011		
		1100	CC12	Not Used (CPU State only)			1
R	BU I	1101	CC13	Selector Channel Buffer empty (gated by Y2, Y3)		GE531	HG53
R	SAT	1110	CC14	Invalid Storage Address (IMA) or Protected Storage Violation	DR752		
	57 11	1110	0014	(PMA, YM)	DIV/ 32		
R	OP-I	1111	CC15	(MX) Operational In and no (Status In or Address In) gated by	FL011		
IX.	01-1	1111	CCIS	Y2, Y3	1,5011		

## CD Field

ROS Bits 12, 13

ROS Address Control, CB Field Interpretation

Sense Latches EB211 Ctrl Latch & Dec. DR131 Decoder Check DS011

Conditions		Source of ROS Address Bits										
	11	10	9	8	7	6	5	4	3	2	T	0
CD = XX CB = 15	00	DI	A0	AT	A2	A3	0	Q0	QI	Q2	Q3	
CD = 0 and $CB = 0-14$	×ο	X1	X2	Х3	X4	X5	A0	Al	A2	A3	B Cond	C Cond
CD = 2 and $CB = 0-14$	×ο	Χı	A0	A1	A2	A3	X6	X7	X8	X9	B Cond	C Cond
CD = 1 and $CB = 0-14$	×ο	Χı	X2	Х3	X4	X5	A0	A1	A2	A3	0	C Cond
CD = 3 and CB = 0-13	×ο	Χı	X2	Х3	X4	X5	A0	A1	A2	A3	0	C Cond
CD = 3 and CB = 14	UNDL	JMP (REST	ORE INT	ERRUPTE	D CPU RC	S ADDRE	SS INTO	ROAR)	1	1	I	L

X Bits are unchanged from last ROS address

D Bits are from ROS CD Field

A Bits are from ROS CA Field

Q Bits are from Q bus

CE Field

ROS Bits 14-17

Emit Field

Sense Latches EB211 Control Latch DR171

Edge Char.	Micro- Order	Bits	Dec. Order	Function - Provide 4 bit Binary Patterns for Control	ALD
E	0000	0000	CE0		
E	0001	0001	CE 1	1. Data source for Local Storage address formation controlled	RLXXX
E	0010	0010	CE2	by CH Field	
E	0011	0011	CE3	<b>,</b>	
E	0100	0100	CE4	2. Data source for set or reset of stats controlled by CN Field,	RYXXX
Ε	0101	0101	CE5	SC only:- bit 2 sets but cannot reset Program Check	
E	0110	0110	CE6		
E	0111	0111	CE7		
Е	1000	1000	CE8	3. Data source for setting the ALU Function Register controlled	RPXXX
E	1001	1001	CE9	by CN = 15	
E	1010	1010	CE 10	-,	
Е	1011	1011	CEII	4. Data source for ALU P or Q inputs controlled by CP or CQ	RPXXX
E	1100	1100	CE12	field	RQXXX
Ē	1101	1101	CE 13		
Ē	1110	1110	CE 14		
Ē	1111	1111	CE 15		

CG Field

CF F	ieia	ROS B	it 18		Sense Latch EB221 F Field Entry RX001		
Edge Char.	Micro- Order	Bits	Dec. Order	Function - ROS Word Address Parity Bit (Current)	ALD		
		0	_	Odd Parity compared with ROAR parity (ROS address CK) ≠	RX001		
		1	-	Even Parity compared with ROAR parity (ROS address CK) ≠	RX001		

Camer Laborate EDOOL

≠ Checks if correct word has been read out

CO Field		KOS BITS 19-20		G-Field Entry KP021					
Edge Char.	Micro- Order	Bits	Dec. Order	Function - ALU Function Control	ALD				
Α			Indirect Function if Y8 = 0 and not REINT or ROSCAR in control	KP021					
				Function Register F set to emit value see fields CN, CE	KP023				
Α	${f v}$			Direct 'OR' function if Y8 = 1 or REINT called or ROSCAR in control.					
				Function register = 0000					
Α		01	CG1	Direct logic function 'AND' P and Q	KP023/32				
				Function register = 0101					
Α	-	10	CG2	Direct arithmetic function 'MINS', P-Q	KP023/32				
				Function register = 0011					
Α	+	11	CG3	Direct arithmetic function 'PLUS', P + Q	KP023/32				
				Function register = 1111					

CH Field

ROS Bits 21-25 C

CPU, MX, SC

Sense Latches EB231 Decoder DS021 Decoder Check DS081

Left	Edge		Right		5		
Char.	Left	Right	Edge Char.	Bits	Dec. Order	Function - Local Storage Address Control	ALD
L	BE—►L			00000	CH0	Load LSAR from source BE and use	DS0XX
L				00001	CH1	Not used	-
	H-►L	L-→H		00010	CH2	Use H-Register	DS0XX
				00011	CH3	Not used	-
L	AE-►L	L-►J		00100	CH4	Load LSAR from source AE, use, load J-register	DS0XX
L	BE-►L	L->J		00101	CH5	Load LSAR from source BE, use, load J-register	DS0XX
L	QE-►L	L-DJ		00110	CH6	Load LSAR from source QE, use, load J-register	DS0XX
	J→L	L-J		00111	CH7	Use J-register	DS0XX
						Decrement = 1	
L	BE-►L	INT	С	01000	CH8	Selector Channel only. Allow other channel to break in	HB506
L				01001	CH9	Not used	-
L	H- <del>-</del> L	L-1-H		01010	CH10	Use H-register and decrement by 1	DS0XX, CC001
L				01011	CHII	Not used	-
L	AE- <del>-</del> L	L - 1J		01100	CH12	Load LSAR as for AE, use, decrement by 1, load J	DS0XX, CC001
	BE → L	L-l-J		01101	CH13	Load LSAR as for BE, use, decrement by 1, load J	DS0XX, CC001
L	QE-►L	L-1-J		01110	CH14	Load LSAR as for QE, use, decrement by 1, load J	DS0XX, CC001
	J⊸L	L-1-J		01111	CH15	Use J-register and decrement by 1	DS0XX, CC001

š
ω,
360
MO
0
Ā
Ĕ
40

					Increment = 1	
L	BE-►L	REST	С	10000 CH16	Selector Channel only. If ROSCAR in control, restore control to ROAR. If ROAR in control reset the REINTERPRET control.	GG512
L				10001 CH17	Not used	-
L	H-►L	L+1-►H		10010 CH18	Use H-register and increment by 1	DS0XX, CC001
				10011 CH19	Not used	-
L	AEL	L+1-		10100 CH20	Load LSAR as for AE, use, increment by 1, load J	DS0XX, CC001
L	BE-►L	L+1	1	10101 -CH21	Load LSAR as for BE, use, increment by 1, load J	DS0XX, CC001
L	QE- <del>-</del> L	L+1		10110 CH22	Load LSAR as for QE, use, increment by 1, load J	DS0XX, CC001
L	J- <b>⇒</b> L	L+1	1	10111 CH23	Use J-register, and increment by 1	DS0XX, CC001
					Increment = 0	
L	JE → L	LJ		11000 CH24	Load LSAR from source JE, use, load J-register	DS0XX
L	JEL		<b>†</b>	11001 CH25	Load LSAR from source JE, and use	DS0XX
T	AE-L		1	11010 CH26	Load LSAR from source AE, and use	DS0XX
$\neg$				11011 CH27	Not used	-
L	AE <del>-</del> L	L-►H		11100 CH28	Load LSAR from source AE, use, Load H-register	DS0XX
L	BE-►L	L <del>≃</del> ►H	T	11101 CH29	Load LSAR from source BE, use, Load H-register	DS0XX
L	QE <b>→</b> L	L-⊷H		11110 CH30	Load LSAR from source QE, use, Load H-register	DS0XX
					Increment = 2	
L	J- <b>►</b> L	L - 2-J		11111 CH31	Use J-register, and decrement by 2	CC001, DS071

LSAR Load Definitions

E = Emit field, J = J-register, Q = Q bus

LSAR PSN SOURCE	0	1	2	3	4	5	6	7	COMMENT
QE	EO	Εl	E2	Q0	QI	Q2	Q3	E3	Q bus load for FNB
AE	0	1	0	0	EO	El	E2	E3	
BE	0	0	0	0	EO	El	E2	E3	CPU state
BE	0	0	1	0	EO	El	E2	E3	I-O state MPX or SCI
BE	0	0	1	1	ĒΟ	El	E2	E3	I-O state SC2
JE	JO	J١	J2	J3	J4	J5	E2	E3	J-register Modification

Notes

Address XX01XXXX is invalid

10XXXXXX and 11XXXXXX are equivalent

On 'Increment' a carry is not propagated from bit position 4 to bit position 3

 CJ Field
 ROS Bits 26-28
 Y10 = 0
 JX = 0 (ROS Bit 54)
 Sense Latches Decoder DR275
 EB241 Decoder DR275

 .
 Decoder Check
 DR282

Edge Char.			Dec. Order	Function - R Bus Input Control	ALD		
D	z	0000	C10	Zeros with good parity	. =		
D	Α	0001	CJI	A register. Storage address	DR281		
D	В	0010	CJ2	R register, Bytes BO, B1 with good parity to RX	DR281		
D	C ,	0011	CJ3	C register. Bytes CX, C0, C1	DR281		
D	D	0100	CJ4	Storage data register D, bytes D0, D1 with good parity to RX	DR281		
D	HJ	0101	CJ5	Local store address registers, H to RO, J to R1 good parity to RX	DR281		
D	LStor	0110	CJ6	Local store output (see CL field)	KM001		
D	CIB	0111	CJ7	(MPX) Channel Input Bus Y2, Y3 = 00	DR275	DR278	
				(SC1) Status to RO and checks to R1, Y2, Y3 = 01	GE512		
				(SC2) Status to RO and checks to R1, Y2, Y3 = 10	HE512		
				Timer value to RO, R1 (clock reset to zero when sampled)			

# CJ Field

Y10 = 0 JX = 1 (ROS Bit 54) Reinterpret

to GE511
GE511
GE511
GE511
1 (4, 7) GE511
GE511
_
_

# CJ Field

Y10 = 1 JX = 0 (Manual state)

Edge Char.	Micro- Order	Bits	Dec. Order	Function - R Bus Input Control	ALD
D		000	CJ0	No operation	_
D	BAS	001	CJI	Manual binary address switches	DR282
			CJ2	<ul> <li>a. LOAD Unit Address switches</li> <li>1. Unit Address 8 bits - R1</li> <li>2. Channel Select bits R0 positions 5, 6, 7</li> </ul>	DR282
				<ul> <li>Storage Select rotary switch         This switch encoded to give a three-bit field inserted into R0 positions 1, 2, 3 defined as follows:     </li> </ul>	
				000 = STOR PROTECT	
				0 001 = IC - Instruction Counter	
				100 = MS - Main Storage	
				011 = FP - Floating Point Registers	
				010 = GP - General Purpose Registers	
				101 = PSW - Program Status Word	
D	BDS	011	C13	Manual binary data switches	DR281
D	CIT	100	CJ4	Channel input interface tags selected by Y2, Y3	GE 512
		101	CJ5	Not used	
D	LStor	110	CJ6	Local store output (see CL field)	KM001
		111	CJ7	Not used	_

CK Field	ROS Bit 29	Sense Latch	EB251
		F-Register	KP001

A A *	0 1	CK0 CK1	No SKEW SKEW (See Note)	AQ001 AQ001
			Note. Causes the ALU operation to incorporate a 4 bit shift on the Q bus.  Q bus positions 0–3 are shifted into skew buffer.  Q bus positions 4–7 are shifted into ALU input positions 0–3. Old contents of skew buffer are used for ALU input positions 4–7.  When 'Load F' occurs, CK is loaded into F4.	KP001

NOTE:

The asterisk calling for a Skew operation can appear either in an arithmetic statement (edge char. A) or in an emit statement (edge char. E) for a Load F micro-order (see CN field)

CL Field

The cases are:

ROS Bits 30-32

ALU-D

R ----- D

M --- D

ALU-D

M Lost

R -- D (One byte over-written by ALU)

Edge Micro-Dec. Char. Order Bits Order Function - R Bus Output Control ALD (KH025) 000 CL0 No destination, parity ignored D D LStor 001 CL1 Local store input (Call Write limited to 100 microseconds (KM001) continuous) 010 CL2 Selector Channel S Register (HE521) D HJ011 CL3 RO to H. R1 to J (not REINT called or ROSCAR in control) (RJOXX) W34 Selector Channel buffers 3 and 4 (if REINT called or ROSCAR (HE521) in control) D 100 CL4 (RAXXX) Α To Register A 101 CL5 (RBXXX) To Register B 110 CL<sub>6</sub> To Register C (RCXXX) 111 CL7 To Register D (RDXXX) If CM and CL both call for a transfer, the ALU bit transfer overrides the byte that it concerns in the A, B, C & D registers only, but the other byte or bytes of the R bus transfer take place normally. The CL transfer to D over-rides the main storage input to D if both occur in 'READ' cycle 2. If IMA or PMA and YM occurs M-D takes priority.

R - D Valid with R-D

M Lost

 $M \longrightarrow D$ 

Control Latch and Dec. DR32X

ALU-D

M —►D

Not Permitted

СМ	Field	ROS Bi	ts 33-36	CPU, MX and SC Sense L Control		B261, EB DR36X, KU	
Edge Char.	Micro- Order	Bits	Dec. Order	and Dec Function – ALU Output Control	oder	ALD	
Α	Z	0000	CM0	Result has no destination	-		
Α	AX	0001	CM1	OR of ALU0-ALU6 to AX6; ALU7 to AX7; EX is lost	RA002		
A	A0	0010	CM2	ALU output to A0; EX to AX	RA071		
A	A1	0011	CM3	ALU to A1; EX is lost	RA 171		
Α	Data	0100	CM4	ALU to Direct Data Out; EX is lost	JA005	5	
A	CFL			(REINT or ROSCAR in control) ALU to Channel Flags; EX is lost	GE54	1	HI
		0100	CM5	Not used (unless REINT called or ROSCAR in control)	-		
Α	W4			(REINT or ROSCAR in control) ALU to buffer W4; EX is lost	GE54	1	н
A	BO	0110	CM6	ALU to BO; EX is lost		RB071	
				(REINT or ROSCAR in control) ALU to TO; EX is lost	GE54	1	Н
Α	Bl	0111	CM7	ALU to B1; EX is lost		RB171	
Α	Τi			(REINT or ROSCAR in control) ALU to T1; EX is lost	GE54	1	Н
A	SP	1000	CM8	ALU to Storage Protect keys EX is lost		KU041	
A	CSP			(REINT or ROSCAR in control) ALU to Storage Protect Keys;	GE54	1	Н
				EX is lost			
Α	CX	1001	CM9	OR of ALU0-ALU6 to CX6; ALU7 to CX7; EX is lost		RC001	
A	SI			(REINT or ROSCAR in control) ALU to SI; EX is lost	GE54	1	н
Α	C0	1010	CM10	ALU to CO; EX to CX		RC001	
A	SO			(REINT or ROSCAR in control) ALU to SO; EX to SX	GE54	1	Н
A	Cl	1011	CM11	ALU to C1; EX is lost		RC171	
Α	SX			(REINT or ROSCAR in control) or of ALUO-ALU6, to SX6,	GE54	1	Н
				ALU7 to SX7, EX is lost			
Α	Υ	1100	CM12	ALU to YA and YB stats; EX is lost		RY001	
		1101	CM13	Not used	_		
Α	D0	1110	CM14	ALU to DO; EX is lost		RD051	
Ä	Di	1111	CM15	ALU to D1; EX is lost		RD151	

ROS Bits 37-40

CPU, MX and SC

Latches and Decoder DR401 ALU Function Dec. KP0X1 ALU Control Register KP02X

Edge Char.	Micro- Order	Bits	Dec. Order	Function – Control Set/Reset Stats and ALU Free from CE Field Values	ALD
E		0000	CN0	No operation	RY001
E	— <b>&gt;</b> YA	0001	CNI	Set stats Y0-3 with Emit field	DR401
Ε	YA. T	0010	CN2	Stats Y0-3 ANDed with 'NOT' emit (Reset stats with Emit ones)	DR401
E	ΥΑ˙Ω	0011	CN3	Stats Y0-3 ORed with Emit field (Set stats with Emit ones)	DR401
Ε	— <b>→</b> YB	0100	CN4	Set stats Y4-7 with Emit field	DR401
E	YB. T	0101	CN5	Stats Y4-7 ANDed with NOT Emit (Reset stats with Emit ones)	DR401
Ε	YB 🗘	0110	CN6	Stats Y4-7 ORed with Emit field (Set stats with Emit ones)	DR401
E	YD. T	0111	CN7	Stats Y8-11 ANDed with NOT Emit (Reset stats with Emit ones)	DR401
E	YD X	1000	CN8	Stats Y8-11 ORed with Emit field (Set stats with Emit ones)	DR402
E	YE. T	1001	CN9	Stats Y12-15 ANDed with NOT Emit (Reset stats with Emit ones)	DR402
E E		1010	CN10	Forces ROS decoder check for diagnostic use (no FOSSL statement)	DR363
E	$\Lambda CH  \mathcal{U}$	1011	CNII	(SC only) YCH1, YCH3 ORed with Emit (Set stats with Emit ones) CE2, Prog. Check, CE4 unused	DR402
E	YCH.7	1100	CN12	(SC only) YCH1, YCH3 ANDed with NOT Emit (Reset stats with Emit ones) CE2, 4 unused	DR402
E E		1101	CN 13	Not used	_
E		1110	CN 14	Not used	_
E	0000, OR	1111	CN 15	ALU indirect function P OR Q ≠ F register = 0000	DR402 KP01X
E		1111	CN 15	ALU indirect function ALU decoder check ≠ F register = 0001	KP001

## CN Field (Continued)

Edge	Micro-	Dec.	Function - Control Set/Reset Stats and ALU	
Char.	Order Bit	s Order	Free from CE Field Values	ALD
E	0010, DSQ 111	11 CN15	ALU indirect function P MINUS Q (Dec) F register = 0010	KP001
E	0011,SUQ 111	11 CN 15	ALU indirect function P MINUS Q (Bin) F register = 0011	KP001
E	0100, P 111	11 CN15	ALU indirect function PASS P ONLY ≠ F register = 0100	KP001
E	0101, AND 111	11 CN 15	ALU indirect function P AND Q ≠ F register = 0101	KP001
Ε	0110, DSP 111	11 CN15	ALU indirect function Q MINUS P (Dec) F register = 0110	KP001
Ε	0111, SUP 111	11 CN15	ALU indirect function Q MINUS P (Bin) F register = 0111	KP001
E	1000, PNQ 111	11 CN15	ALU indirect function P AND (NOT Q) ≠ F register = 1000	KP001
E	1001, Q 111	11 CN15	ALU indirect function PASS Q ONLY ≠ F register = 1001	KP001
E	1010, XOR 111	11 CN15	ALU indirect function Exclusive OR of PO ≠ F register = 1010	KP001
E	1011, QNP 111	11 CN15	ALU indirect function PASS (NOT P) and Q ≠ F register = 1011	KP001
E	1100, RSH 111	11 CN15	ALU indirect function RIGHT SHIFT Q (Half Q) F register = 1100	KP001
E	1101, LSH 111	11 CN15	ALU indirect function LEFT SHIFT Q (2 Q) F register = 1101	KP001
Ε	1110, DAD 111	11 CN15	ALU indirect function P PLUS Q (Dec) F register = 1110	KP001
E	1111, ADD 111	11 CN15	ALU indirect function P PLUS Q (Bin) F register = 1111	KP001
E	´* 111	11 CN15	ALU indirect function SKEW is applied to that function which has an asterisk to the right of it	AQ001

F These functions are logic functions and do not alter the YC1 or YCD carry latches Direct ALU functions affect the direct YCD carry latch Indirect ALU functions affect the indirect YC1 carry latch 'Load F' and 'Use Indirect' may be given in the same cycle in which case the new function can be executed

CP Field

ROS Bits 41-43

PX = 0 (ROS Bit 55)

CPU and MX

Sense Latch EB281 Decoder DR431

dge Char.	Micro- Order	Bits	Dec. Order	Function - ALU Input to P Bus	ALD
Α	Z	000	CP0	Zeros, good parity to P and EX ≠	RP001
Α	AX	001	CP1	AX to P, zeros to EX	RP001
Α	Α0	010	CP2	A0 to P, AX to EX	RP001
Α	A1	011	CP3	A1 to P, zeros to EX unless CQ = 4 ≠	RP001
Α	во	100	CP4	BO to P, zeros to EX unless CQ = 4 ≠	RP001
Α	B1	101	CP5	B1 to P, zeros to EX unless CQ = 4 ≠	RP001
A	EO	110	CP6	Emit field and 4 zeros (Emit 0000) to P, zeros to EX unless $CQ = 4 \neq 0$	RP001
Α	0E	111	CP7	4 zeros and Emit field (Emit 0000) to P, zeros to EX unless CQ = 4 ≠	RP001

≠ ALU extension is reset to zero unless CQ = 0100 (C0)

## CP Field

PX = 1 (ROS Bit 55) SC only

Edge Char.	Micro- Order	Bits	Dec. Order	Function - ALU Input to P Bus	ALD	)
					SCI	SC2
Α		000	CP0	Not used	<del>   </del>	
Α		001	CP1	Not used	-	-
Α	SO	010	CP2	SO to P, SX to EX	GE561	HE 561
Α	S1	011	CP3	S1 to P, zeros to EX	GE561	HE 561
Α	TO	100	CP4	TO to P, zeros to EX	GE561	HE 561
Α	T1	101	CP5	T1 to P, zeros to EX	GE561	HE 561
Α	CSB	110	CP6	Channel Status byte to P, zeros to EX	GE561	HE 561
Α	W0	111	CP7	Channel Buffer W0 byte to P, zeros to EX	GE561	HE 561

CQ Field

ROS Bits 44-47

Sense Latches EB291 Decoder DR471 Decoder Check DS015

Edge Char.	Micro- Order	Bits	Dec. Order	Function - ALU Input Control to Q Bus	ALD
Α	z	0000	CQ0	Zeros, good parity to Q and EX unless CP = 2	RQ0XX
A	BO	0001	CQI	BO to Q, zeros to EX, unless CP = 2	RQ0XX
A	Bl	0010	CQ2	B1 to Q, zeros to EX, unless CP = 2	RQ0XX
Α	CX	0011	CQ3	CX to Q, zeros in Q0, 5, CX6, 7 ORed to Q6; zeros to EX	RQ0XX
Α	C0	0100	CQ4	C0 to Q, CX to EX	RQ0XX
Α	C1	0101	CQ5	C1 to Q, zeros to EX unless CP = 2	RQ0XX
Α	D0	0100	CQ6	D0 to Q, zeros to EX unless CP = 2	RQ0XX
Α	DI	0111	CQ7	D1 to Q, zeros to EX unless CP = 2	RQ0XX
Α	EO	1000	CQ8	Emit field and 4 zeros (Emit 0000) to Q zeros to EX unless CP = 2	RQ0XX
Α	0E	1001	CQ9	4 zeros and emit field (Emit 0000) to Q zeros to EX unless CP = 2	RQ0XX
Α	Υ	1010	CQ10	YA and YB stats to Q, zeros to EX unless CP = 2	RQ0XX
Α	Data	1011	CQ11	Direct Data to Q, zeros to EX unless CP = 2	RQ0XX
Α	CHI	1100	CQ12	Channel Interrupts to Q, zeros to EX unless CP = 2	RQ0XX
Α	EXI	1101	CQ13	External Interrupts to Q, zeros to EX	RQ0XX
A	SP	1110	CQ14	CPU Storage Protect key to Q0, 3 MX Channel key to Q4, 7, zeros to EX unless CP = 2	RQ0XX
				(REINT or ROSCAR in control) Storage Protect bus to Q4, 7 and channel key unless CP = 2	
				To Storage Protect bus unless CP = 2	
Α		1111	CQ15	Not used	

CR Field R

ROS Bits 48-50

Sense Latches EB301 Decoder DR501 Decoder Check DR501

Edge Char.	Micro- Order	Bits	Dec. Order	Function - ALU Miscellaneous Controls	ALD
S		000	CR0	No operation	DR501
S	READ	001	CR1	Call Main Storage READ	KM101
S	WRITE	010	CR2	Call Main Storage WRITE	KM101
С	TRAP	011	CR3	TRAP on IMA or (PMA, YM) ≠	KM001
С	IOS	100	CR4	Set I-O State (effective in cycle defined)	DR501
С	CPU	101	CR5	Reset I-O State	DR501
С	0 <del></del> SK	110	CR6	Reset skew buffer (effective after current use of Skew) Y10 = 0	AQ001
С	O <del>→</del> ERR			Modify by Y10 = 1 to give reset errors	KH141
С	ADCMP	111	CR7	Set Address Compare	KH142

≠ TRAP during READ phase : ROS Address 10100 TRAP during WRITE phase : ROS Address 10101

cs	Field

ROS Bit 51

Parity Bit of Current ROS Word to Give an Odd Number of Bits for ROS Word

Sense Latch EB301 S-Field Entry DR601

Edge Micro- Char. Order		Bits	Dec. Order	Function - ROS Word Parity Bit	ALD
Not a	pplicable	0	_	Odd parity	DR601
Not a	pplicable	1	-	Even parity	DR601

CT Field ROS Bits 52, 53

Sense Latches EB311 T-Field Entry AM311

Edge Char.	Micro- Order	Bits	Dec. Order	Function - Carry Control	ALD		
		00	СТО	No operation	_		
С	M	01	CT1	(1401 Emulator only) extend ROS address	RX003		
С	0	10	CT2	Reset Carry (Direct or Indirect according to ALU function specified)	AM311		
С	1	11	СТЗ	Set Carry (Direct or Indirect according to ALU function specified)	AM311		

Extension Field ROS Bits 54, 55

Edge Char.	Micro- Order	Bits	Dec. Order	Function – Extend Fields J and P	ALD	
					Sense Latch	Decode
D		54	-	JX Bit Extend J Field (Ref. J Field)	EB311	DR275
Α		55	-	PX Bit Extend P Field (Ref. P Field)	EB311	DR431

# CYCLING ONE MAIN STORAGE ADDRESS WITH PREDETERMINED DATA

- 1. Set diagnostic switch to Main Storage Pattern.
- 2. Set to Stop on ROS 024 Hex.
- 3. System Reset and Start.
- 4. Enter 01 in H Register.
- 5. Turn off Y2.
- 6. Set Address in A Register.
- 7. Data to B1. B0 equal to FF.
- 8. Switch to Process.
- 9. Start.

# CYCLING ALL MAIN STORAGE ADDRESSES WITH PREDETERMINED DATA

- 1. Set diagnostic switch to Main Storage Address.
- 2. Set to Stop on ROS 024 Hex.
- 3. System Reset and Start.
- 4. Enter 01 in H Register.
- 5. Set Y0, Y4, and Y5.
- 6. Data to B0 and B1.
- 7. Switch to Process.
- 8. Start.

## CLEARING MAIN STORAGE TO ZEROS

Main Storage will be set to zeros if stat Y3 is set before starting the address test diagnostic. The machine will end up with a microprogram stop.

# CYCLING ONE LOCAL STORAGE ADDRESS WITH PREDETERMINED DATA

- 1. Set diagnostic switch to Local Storage pattern.
- 2. Set to Stop on ROS 029 Hex.
- 3. System Reset and Start.
- 4. Set Address to be cycled in H Register.
- 5. Turn off Y0 and turn on Y4.
- 6. Set data in C Register.
- 7. Switch to Process.
- 8. Start.

## SYNC POINTS

- Sync MS latch -- sync pulse generated when the address on SAB equals the address key contents. A-D3H6-D13 (ALD-KH124)
  - Sync ROS -- sync pulse generated when the address on ROSAB equals the data key contents. A-D3H6-D12 (ALD-KH142)

## SYNC POINTS (continued)

Sync ROS and MS -- sync pulse generated when conditions 1 and 2 and 2 are both satisfied. A-D3H6-D10 (ALD-KH124)

## UTILITY PROGRAM

PSW and 2 CCW's Card 1 Card 2 Device Exerciser

Program is not relocatable Cards are punched in EBCDIC card code Cards are loaded using IPL

## Card 1 (Loader)

(PSW)	Card Col 01	1	01	04	00	00	00	00	0D	08
(CCW1)	Card Col 09	1	02	00	00	48	80	00	00	04
(CCW2)	Card Col 17	-	02	00	0D	03	00	00	00	4C

## Card 2 (Exerciser)

Card Col 01	00	00	0D	08	00	00	00	00	00	D2
Card Col 11	01	00	4A	0D	$^{24}$	9C	00	XX	XX	47
Card Col 21	70	0D	0E	9D	00	XX	XX	47	70	0D
Card Col 31	16	47	$\mathbf{F}0$	0D	08	-	-	0D	28	-
Card Col 41	-	$\mathbf{Y}\mathbf{Y}$	00	0D	30	00	00	00	$\mathbf{IF}$	zz
Card Col 51	ZZ		-51-	—th:	cu—	<del>-</del> 80-				-zz

### XX XX is Unit Address

### YY is Command Code

## ZZ is Data

		Туре о	f Chec	ek
				LS Rd Chk
	Early Chk			MS Protect Key Chk
	(except	Ctrl	Late	MS Protect Data Chk
	LS Rd)	Chk	Chk	Stats (Early Chk)
Error detected in Microblock:	A	A	A	A
ROBAR indi- cates Microblock:	A	A	A	В
ROAR indicates Microblock:	В	В	В	C
Sense Latches set by Microblock:	A	A	В	В

Microblock B Microblock C Microblock A

## DIAGNOSTIC AIDS

### COPING WITH CHECK RESTART

<u>Problem:</u> Machine fails on B or C condition branching; conditions are lost using Repeat on ROS.

<u>Solution:</u> If failure is on CPU checkout, use Check Restart. When a machine check is encountered, a machine check interrupt occurs vd CPU checkout is again initiated.

Scope Sync: Sync on ROS Addr Compare; check ALD KH101 and KH111 for correct location. Set ROS Addr in data keys of CAS block you wish displayed.

## IPL (READ) ROUTINE

<u>rroblem:</u> Machine fails either in Mpx channel or in an I/O device but failure does not result in a hardstop.

Solution: Single cycle through IPL to determine problem ahead. If scoping loop is desired, set CAS block address in data keys and use Loop on ROS.

Push IPL. Machine will go through address set in data keys and loop back to start of IPL. Examples follow:

Sync: Scope can be synced on various latches: ADD, ADI, CMO, etc.

Key Addr: Address in Hex

a. ADO and SLO 5D2
 b. ADI 5E4

c. CMO 5C9 - Command in C1

d. STI 57F - Initial sel status

or variations of IPL loops, refer to page 29 of FE Maintenance Manual System/360 Model 40, Form 223-2841.

### SIO SCOPING ROUTINE

<u>Problem:</u> Machine fails in Mpx Channel or I/O device on some comand other than read. The IPL routine cannot be used.

<u>Solution</u>: Refer to page 28 in Maintenance Manual. Enter program loop "Single Cycling on Mpx Channel", via console keys. If failure is occurring during data service (CPU dumped), Check Restart is necessary to force a machine check interrupt.

ic: Possible sync points are: MS and ROS Addr Compare, varius latches (CMO, STC, etc).

<u>Selector Channel:</u> Consider the SIO sense command loop (Maintenance Manual page 28).

## TROUBLESHOOTING HINTS

## INITIATING A 24-BYTE DATA SERVICE USING THE CARD READER

- Stop on ROS at 6F9.
- 2. IPL the card reader; -- machine will stop at 6F9.
- 3. Single cycle through data service. Data can be seen in C1 when SVI goes off: the main storage address is in the storage address lights.
  - 4. Return to Process Mode.
  - 5. To read another card, push IPL.

## DATA SERVICE USING THE 1052

- Set the load unit rotary switches to the address of the 1052.
- 2. Stop on ROS address 554.
- 3. Press load kev.
- 4. When CPU stops at address 554, alter the CCW (in main storage 0000 - 0007) to the following:

0000 = 0A

- 0000 0003 = Main storage address where data is to be stored 0006 - 0007 = Byte count of data to be entered from 1052 (hex
  - 84 = decimal 132
- 5. Depress START.
- 6. When PROCEED lights on 1052, enter data. If data is to be printed on the 1403, enter only characters that the 1403 can print.

### STOP AT BEGINNING OF START I/O MICROPROGRAM

- Stop on ROS with 555 in data keys.
- 2. AND ROS Address Stop with Main Storage Address Stop (SIO instruction address).

## REWIND TAPES FROM CONSOLE

- IPL Device with ROS Stop at 44C.
- 2. Record contents of D Register.
- 3. Store 07 (Hex) at MS Addr 0000.
- 4. Restore D register.
- Push START.

## MULTIPLE-ENTRY CAS BLOCKS

Some CAS blocks in CPU checkout are used several times. Failure in a CAS block is not limited to the first time it is used. To determine in which loop it occurs Stop on ROS at the suspected address and single-cycle through it. If no error occurs, return rat switch to PROCESS and push START. Continue this routine until it is determined in which loop the suspected CAS block fails.

### OSCILLOSCOPE DELAYED SWEEP

Usual method: Sweep occurs at the end of the delay,

- Connect the external sync to time base B.
- 2. Set the horizontal display control to B intensified by A.
- Turn the A time base stability-triggering level controls fully clockwise.
- Adjust the time base B stability-triggering control in the normal manner for a trace.
- Adjust the time base A time/cm control and the delay time multiplier until the desired part of the waveform is intensified. (Make certain time base B is greater than time base A.)
- 6. Set the horizontal display control to A delayed by B to see the intensified part of the waveform.





Occasionally, when the usual method is used, a jittery trace or unstable waveform on the scope results. In these instances another sync method may be used to stabilize the trace.


Jittery trace method: double sync is used.


The sweep occurs as a result of a time base A triggering pulse, internal or external, after the time base B delay is completed.


- 1. Set up the scope as in the usual method.
- Connect the second external trigger to the time base A trigger input and, if external trigger is used, set the triggering mode control to external; if not, set the triggering mode control to internal.
- Adjust the time base A stability-triggering level control in the normal manner to obtain a trace.



















## A. From Command Out




## B. Normal Ending




### RESET

## A. Selective Reset



## B. Interface Disconnect (Halt I/O)



## C. General Reset



				Byte 0	)						Byte 1
CW8		WLR	Prg Chk	Prot Chk	Chan Data Chk	Chan Ctrl Chk	IF Ctrl Chk	trl Extension of Next CCW Addres			
CW6	. Next (					ext	CCW	W Address (Refill)			
CW4	4 CDA CC SILI Skip PC				PCI		Op Code		Ct = 0	End Stat Rch	Extn of Data Address
CW2		Unit N	lo. At En	d Time		DAT	TA ADDR	ESS EXCI	PT AT EN	D TIME	Unit Status At End Time
CW0								Cou	nt		

Mpx Stor Switch On

## R Bus Format for Multiplex Channel Operations

Unit Control Word in Multiplex Storage


			R0	_						R1				
Data	IF Par	IF Tag	Mpx I/O Mode	Chan Data Chk	Chan Ctrl Chk	IF Ctrl Chk	Data							
Status	Not S	ignificant					Attn	Stat Mod	Ctrl Unit End	Busy	Chan End	Dev End	Unit Chk	Unit Excpn

## Mpx Local Storage Working Space


							Current D	ata	Address				`		26
							Mpx Sta	ore I	Address						27
											U	Bus-In nit Numl			28
CDA	СС	SILI	SKIP	PCI		Ор	Code		Ct = 0	End Stat Rch	Extenti Add	on Data ress			29
				CCC on log out	Att or Dev End	END	Interro PCI	upt	Buffer		U	nit Numb	er		2A

## Op Codes

- 010 Write or Control
- 100 Read or Sense
- 101 Read Backwards
- 110
- Read Skip Read Back Skip 111








Bit 2 (Y Chan Ω E)

Flags Bit 4



Hex Addr	Channel Routine	CAS
700	l Byte Data Service	QB401
704	2 Byte Data Service	Q8411
708	Terminal Status In	QB511
710	Status In After Addr In	QB451
71C	Skip and Count > 1	QB421
718	Skip and Count = 1	QB421

## DATA IN LOCAL STORE

				SC1	SC2	
Dump A Regist	20	30				
Dump D Regist	er			21	31	
Refill CCW Ac	ldres	s		22	32	
Refill CCW Ac	Refill CCW Addr on Write					
05	6	7	07			
ZEROS	Flo	ı ıgs	Unit No.	24	34	
Working Space				25	35	
	Dump D Regist Refill CCW Ac Refill CCW Ac 0 — 5 ZEROS	Dump D Register Refill CCW Addres Refill CCW Addr o 0 — 5 6	Dump D Register Refill CCW Address Refill CCW Addr on Wr 0 — 5 6   7 ZEROS Flags	Refill CCW Address           Refill CCW Addr on Write           0—5         6   7   0—7           ZEROS         Flags         Unit No.	Dump A Register (Chaining)         20           Dump D Register         21           Refill CCW Address         22           Refill CCW Addr on Write         23           0—5         6 7         0—7           ZEROS         Flags         Unit No.         24	

Co	des	Sub-Channel				
0	0	Free				
0 1		Hwd Error Interrupt				
1	0	Busy				
1	1	Interrupt Pending				

## Multiplex Channel Error Checking

IF Tag	IF Ctrl	IF Pty	Chan Data	Chan Ctrl	Cause of Error
X	X			x	More than one In or Out tag or tag sequence check
	X			X	Time Out, unit failed to respond in time or raised an incorrect tag
	X	X		X	Parity check on Bus-in caused by address in or status in
		X	X	X	Parity check on Bus-in caused by service in.
				Х	Any CPU check occurring while the microprogram and data flow are being used as a Mpx Channel

## Selector Channel B Error Checking

IF Tag	IF Ctrl	Bfr Data	Chan Data	Chan Ctrl	
X	x				More than one In tag
x				x	More than one Out tag
	X	X	X		W0 parity error
			x		Bus-in parity
				x	CPU check while CPU is being used by selector channel
				X	T or flag register parity
	x				Set by microprogram

Notes	
	(

## CUT ALONG DOTTED LINE

IBM Field Engineering Handbook, System/360--Model 40, Form Z22-2852-2

From \_\_\_\_\_\_\_ Office No. \_\_\_\_\_\_

Circle one of the comments and explain in the space provided:

Suggested Addition (page \_\_\_\_) Suggested Deletion (page \_\_\_\_) Error (page \_\_\_\_\_)

Explanation:

Suggestions from IBM employees giving specific solutions intended for award considerations should be submitted through the IBM Suggestion Plan.

FIRST CLASS
PERMIT NO. 142
POUGHKEEPSIE, N. Y.

# BUSINESS REPLY MAIL NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY

IBM Corporation
South Road
Poughkeepsie, N. Y. 12602

Attn: FE Technical Operations, Department 900

## IBM Confidential

International Business Machines Corporation Field Engineering Division 112 East Post Road, White Plains, N.Y. 10601